Modular Verification of SPARCv8 Code*

Junpeng Zha¹, Xinyu Feng^{2, \boxtimes}, and Lei Qiao³

 ¹ University of Science and Technology of China
 ² State Key Laboratory for Novel Software Technology, Nanjing University xyfeng@nju.edu.cn
 ³ Beijing Institute of Control Engineering

Abstract. Inline assembly code is common in system software to interact with the underlying hardware platforms. Safety and correctness of the assembly code is crucial to guarantee the safety of the whole system. In this paper we propose a practical Hoare-style program logic for verifying SPARC assembly code. The logic supports modular reasoning about the main features of SPARCv8 ISA, including delayed control transfers, delayed writes to special registers, and register windows. We have applied it to verify the main body of a context switch routine in a realistic embedded OS kernel. All of the formalization and proofs have been mechanized in Coq.

1 Introduction

Operating system kernels are at the most foundational layer of computer software systems. To interact directly with hardware, many important components in OS kernels are implemented in assembly, such as the context switch code or the code that manages interrupts. Their correctness is crucial to ensure the safety and security of the whole system. However, assembly code verification remains a challenging task in existing work on OS kernel verification (*e.g.* [18, 9, 8]), where the assembly code is either unverified or verified based on operational semantics without a general program logic.

SPARC (Scalable Processor ARChitecture) is a CPU instruction set architecture (ISA) with high-performance and great flexibility [2]. It has been widely used in various processors for workstations and embedded systems. The SPARCv8 ISA has some interesting features, which make it a non-trivial task to design a Hoare-style program logic for assembly code.

- Delayed control transfers. SPARCv8 has two program counters pc and npc. The npc register points to the next instruction to run. Control-transfer instructions in SPARCv8 change npc instead of pc to the target program point, while pc takes the original value of npc. This makes the control transfer to happen one cycle later than the execution of the control transfer instructions.

^{*} This work is supported in part by grants from National Natural Science Foundation of China (NSFC) under Grant Nos. 61632005, 61502442 and 61502031.

CALLER :	ChangeY :	
	5 rd Y, $\%$ l $_0$	
1 mov 1, $\% o_0$	6 wr $\%$ i $_0$, 0 , Y	
2 call ChangeY	7 nop	
3 save $%$ sp, -64 , $%$ sp	8 nop	
4 mov $\% o_0, \% l_0$	9 nop	
	10 ret	
	11 restore $\%$ l $_0, 0, \%$ o $_0$	

Fig. 1. An Example for SPARC Code

- Delayed writes. The wr instruction that writes a special class of registers does not take effect immediately. Instead the write operation is buffered and then executed X cycles later, where X is a predefined system parameter which usually ranges from 0 to 3.
- Register windows. SPARCv8 uses register windows and the window rotation mechanism to avoid saving contexts in the stack directly and achieves high performance in context management.

We use a simple example in Fig. 1 to show these three features. The function CALLER calls ChangeY, which updates the special register Y and returns its original value.

ChangeY requires an input parameter as the new value for the special register Y. CALLER calls ChangeY at line 2, and pc and npc point to line 2 and 3 respectively at this moment. The call instruction changes the value of pc to npc and let npc points to ChangeY at line 5, which means the control-flow will not transfer to ChangeY in the next cycle, but in the cycle after the execution of the save instruction following the call. Similarly, when ChangeY returns (at line 10), the control is transferred back to the caller after executing the restore instruction at line 11. We call this feature "delayed control transfers".

SPARCv8 uses the save instruction (at line 3 in the example) to save the current context and restore (at line 10) to restore it. Its 32 general registers are split into four logic groups as global $(\mathbf{r}_0 \sim \mathbf{r}_7)$, out $(\mathbf{r}_8 \sim \mathbf{r}_{15})$, local $(\mathbf{r}_{16} \sim \mathbf{r}_{23})$ and in $(\mathbf{r}_{24} \sim \mathbf{r}_{31})$ registers. Correspondingly, we give aliases " $\% \mathbf{g}_0 \sim \% \mathbf{g}_7$ ", " $\% \mathbf{o}_0 \sim \% \mathbf{o}_7$ ", " $\% \mathbf{l}_0 \sim \% \mathbf{l}_7$ " and " $\% \mathbf{i}_0 \sim \% \mathbf{i}_7$ " for these groups respectively. The out, local and in registers form the *current register window*. The local registers are for private use in the current context. The in and out registers are shared with adjacent register window for parameters passing. The save instruction rotates the register window from the current one to the next. Then the local and in registers in the original window are no longer accessible, and the original out registers becomes the in registers in the current window. The restore instruction does the inverse. The arguments taken by the save and restore instructions are irrelevant here and can be ignored.

At line 6, the wr instruction tries to update the special register Y with the value of $\%i_0 \oplus 0$ (bitwise exclusive OR). However, the write is delayed for X cycles, where X is some predefined system parameter that ranges from 0 to

3. For portability, programmers usually do not rely on the exact value of X and assume it takes the maximum value 3. Therefore three **nop** instructions are inserted. Reading of **Y** earlier than line 9 may give us the old value. This feature is called "delayed writes".

These features make the semantics of the SPARCv8 code context-dependent. For instance, a read of a special register (*e.g.* the register Y in the above example) needs to make sure there are enough instructions executed since the most recent *delayed* write. As another example, the instruction following the **call** can be any instruction in general, but it is not supposed to update the register \mathbf{r}_{15} , which contains the return address saved by the **call** instruction. In addition, the delayed control transfer and the register windows also allow highly flexible calling conventions. Together, they make it a challenging task to have a Hoarestyle program logic for local and modular reasoning of SPARCv8 assembly code.

Working towards a fully certified OS kernel for aerospace crafts whose inline assembly is written in SPARCv8, we try to address these challenges and propose a practical program logic for realistically modelled SPARCv8 code. We have applied our logic to verify the main body of the task context switch routine in the kernel. Our work is based on earlier work on assembly code verification but makes the following contributions:

- Our logic supports all the above features of SPARCv8. We redefine basic blocks to include the instruction following the jump or return as the tail of a block, which models the delayed control transfer. To reason about delayed writes, we introduce a modal assertion $\triangleright_t \mathbf{sr} \mapsto w$, saying that the special register \mathbf{sr} will hold the value w in up to t cycles. We also give logic rules for save and restore instructions that do register window rotation.
- Following SCAP [7], our logic supports modular reasoning of function calls in a direct-style. We use the standard pre- and post-conditions as function specifications, instead of the binary assertion g used in SCAP. This allows us to reuse existing techniques (e.g. Coq tactics) to simplify the program verification process. The logic rules for function call and return is general and independent of any specific calling convention.
- We give direct-style semantic interpretation for the logic judgments, based on which we establish the soundness. This is different from previous work, which either does syntactic-based soundness proof (e.g. SCAP [7]) or treats return code pointers as first-class code pointers and gives CPS-style semantics. Those approaches for soundness make it difficult to verify the interaction between the inline assembly and the C code in the kernel, the latter being verified following a direct-style program logic.
- Context switch of concurrent tasks is an important component in OS kernels. It is usually implemented as inline assembly because of the need to access registers and the stack. We verify the main body of the context switch routine in a realistic embedded OS kernel for aerospace crafts, which consists of around 250 lines of SPARCv8 code.

The program logic, its soundness proof and the verification of the context switch module have been mechanized in Coq[1].

(Word) v	w, f, l	\in Int32		
(Prog)	Р	::= (C, S, pc, npc)	(CodeHeap)	$C \in Word ightarrow Comm$
(State)	S	::= (M, Q, D)	(RState)	Q ::= (R, F)
(Memory)	M	$\in \ \mathrm{Word} \rightharpoonup \mathrm{Word}$	(ProgCount) pc	$, \mathtt{npc} \in Word$
(OpExp)	0	$::= \mathbf{r} \mid w$	(AddrExp)	$\texttt{a} ::= \texttt{o} \mid \texttt{r} + \texttt{o}$
(Comm)	c	$::= i \mid call f \mid jmp a$	retl be f	
(SimpIns)	i	$::= \operatorname{\mathtt{ld}} \mathtt{a} \mathtt{r}_d \mid \mathtt{st} \mathtt{r}_s \mathtt{a} \mid$	$\texttt{nop} \mid \texttt{save } \texttt{r}_s \texttt{ o } \texttt{r}_d \mid$	$\texttt{restore}\; \texttt{r}_s \; \texttt{o}\; \texttt{r}_d$
		$ $ add r_s o r_d $ $ rd s	$\mathbf{rr}_d \mid \mathbf{wrr}_s \mathbf{osr} \mid$.	
(InstrSeq)	\mathbb{I}	$::= i; \mathbb{I} \mid jmp a; i \mid ca$	$\texttt{ll f; i;} \mathbb{I} \mid \texttt{retl; i} \mid$	bef; i; \mathbb{I}

Fig. 2. Machine States and Language for SPARCv8 Code

In the rest of paper, we present the program model and operational semantics of SPARCv8 in Sec. 2. Then we propose the program logic in Sec. 3, including the inference rules and the soundness proof. We show the verification of the main body of the context switch routine in Sec. 4. Finally we discuss more on related work and conclude in Sec. 5.

2 The SPARCv8 Assembly Language

We introduce the key SPARCv8 instructions, the model of machine states, and the operational semantics in this section.

2.1 Language syntax and states

The machine model and syntax of SPARCv8 assembly language are defined in Fig. 2. The whole program configuration P consists of the code heap C, the machine state S, and the program counters pc and npc. The code heap C is a partial function from labels **f** to commands c. Labels are 32-bit integers (called *words*), which can be viewed as memory addresses where the commands are saved. Commands in SPARCv8 can be classified into two categories, the simple instructions **i** and the control-transfer instructions like **call** and jmp.

The machine state S consists of three parts: the memory M, the register state Q which is a pair of register file R and frame list F, and the delay buffer D. As defined in Fig. 3, R is a partial mapping from register names to words. Registers include the general registers \mathbf{r} , the processor state register \mathbf{psr} and the special registers \mathbf{sr} . The processor state register \mathbf{psr} contains the integer condition code fields $\mathbf{n}, \mathbf{z}, \mathbf{v}$ and \mathbf{c} , which can be modified by the arithmetic and logical instructions and used for conditional control-transfer, and cwp recording the id of the current register window. We explain the frame list F and the delay buffer D below.

Register windows and frame List. SPARCv8 provides 32 general registers, which are split into four groups as global $(\mathbf{r}_0 \sim \mathbf{r}_7)$, out $(\mathbf{r}_8 \sim \mathbf{r}_{15})$, local $(\mathbf{r}_{16} \sim$

(RegFile) $R \in \text{RegName} \rightarrow \text{Word}$	$(\text{RegName}) \texttt{rn} ::= \texttt{r}_0 \mid \ldots \mid \texttt{r}_{31} \mid \texttt{psr} \mid \texttt{sr}$
$(PsrReg) psr ::= n \mid z \mid v \mid c \mid cwp$	$(SpeReg) $ sr $::=$ wim $ $ Y $ $ asr $_0 $ $\dots $ asr $_{31}$
(FrameList) $F ::= nil fm :: F$	(Frame) fm := $[w_0, \ldots, w_7]$
(DelayBuff) $D ::= nil (t, sr, w) :: D$	(DelayCycle) $t \in \{0, 1, \dots, X\}$

Fig. 3. Register File, Frame List and DelayBuffer



Fig. 4. Register Windows (figure taken from [2])

 \mathbf{r}_{23}) and in $(\mathbf{r}_{24} \sim \mathbf{r}_{31})$ registers. The latter three groups (out, local and in) form the current *register window*.

At the entry and exit of functions and traps, one may need to save and restore some of the general registers as execution contexts. Instead of saving them into stacks in memory, SPARCv8 uses multiple register windows to form a circular stack, and does window rotation for efficient context save and restore. As shown in Fig. 4, there are N register windows (N = 8 here) consisting of $2 \times N$ groups of registers (each group containing 8 registers). The cwp register (part of psr) records the id number of the current window (cwp = 0 in this example).

The in and out registers of each window are shared with its adjacent windows for parameter passing. For example, the in registers of the w_0 is the out registers of the w_1 , and the out registers of the w_0 is the in registers of the w_7 . This explains why we need only $2 \times N$ groups of registers for N windows, while each window consisting of three groups (out, local and in).

To save the context, the save instruction rotates the window by decrements the cwp pointer (modulo N). So w₇ becomes the current window. The out regis-

out $\stackrel{\triangle}{=} [\mathbf{r}_8, \dots, \mathbf{r}_{15}]$ local $\stackrel{\triangle}{=} [\mathbf{r}_{16}, \dots, \mathbf{r}_{23}]$ in $\stackrel{\triangle}{=} [\mathbf{r}_{24}, \dots, \mathbf{r}_{31}]$ $R([\mathbf{r}_i, \dots, \mathbf{r}_{i+k}]) \stackrel{\triangle}{=} [R(\mathbf{r}_i), \dots, R(\mathbf{r}_{i+k})]$ $R\{[\mathbf{r}_i, \dots, \mathbf{r}_{i+7}] \rightsquigarrow \text{fm}\} \stackrel{\triangle}{=} R\{\mathbf{r}_i \rightsquigarrow w_0\} \dots \{\mathbf{r}_{i+7} \rightsquigarrow w_7\}$ where $\text{fm} = [w_0, \dots, w_7]$

$$\begin{split} \mathbf{win_valid}(w_{id},R) \stackrel{\triangle}{=} 2^{w_{id}} \, \mathbf{\&} \, R(\texttt{wim}) = 0 \\ \text{where } \mathbf{\&} \text{ is the bitwise AND operation.} \end{split}$$

$$\begin{split} \mathbf{next_cwp}(w_{id}) & \stackrel{\triangle}{=} (w_{id} + N - 1)\%N \qquad \mathbf{prev_cwp}(w_{id}) \stackrel{\triangle}{=} (w_{id} + 1)\%N \\ \mathbf{save}(R, F) & \stackrel{\triangle}{=} \begin{cases} (R', F') & \text{if } w'_{id} = \mathbf{next_cwp}(R(\mathsf{cwp})), \mathsf{win_valid}(w'_{id}, R), \\ F = F'' \cdot \mathsf{fm}_1 \cdot \mathsf{fm}_2, \ F' = R(\mathsf{local}) :: R(\mathsf{in}) :: F'', \\ R'' = R\{\mathsf{in} \rightsquigarrow R(\mathsf{out}), \mathsf{local} \rightsquigarrow \mathsf{fm}_2, \mathsf{out} \rightsquigarrow \mathsf{fm}_1\}, \\ R' = R''\{\mathsf{cwp} \rightsquigarrow w'_{id}\}, \\ \bot & \text{if } \neg\mathsf{win_valid}(\mathsf{next_cwp}(R(\mathsf{cwp})), R) \end{cases}$$

$$\mathbf{restore}(R,F) \stackrel{\triangle}{=} \begin{cases} (R',F') & \text{if } w'_{id} = \mathbf{prev_cwp}(R(\mathsf{cwp})), \mathbf{win_valid}(w'_{id},R), \\ F = \mathrm{fm}_1 :: \mathrm{fm}_2 :: F'', \ F' = F'' \cdot R(\mathsf{out}) \cdot R(\mathsf{local}), \\ R'' = R\{\mathsf{in} \rightsquigarrow \mathrm{fm}_2, \mathsf{local} \rightsquigarrow \mathrm{fm}_1, \mathsf{out} \rightsquigarrow R(\mathsf{in})\}, \\ R' = R''\{\mathsf{cwp} \rightsquigarrow w'_{id}\}, \\ \bot & \text{if } \neg \mathbf{win_valid}(\mathbf{prev_cwp}(R(\mathsf{cwp})), R) \end{cases}$$

Fig. 5. Auxiliary Definitions for Instruction save and restore

ters of w_0 becomes the in registers of w_7 . The in and local registers of w_0 become inaccessible. This is like pushing them onto the circular stack. The **restore** instruction does the inverse, which is like a stack pop.

The wim register is used as a bit vector to record the end of the stack. Each bit in wim corresponds to a register window. The bit corresponding to the last available window is set to 1, which means *invalid*. All other bits are 0 (*i.e. valid*). When executing **save** (and **restore**), we need to ensure the next window is valid. We use the assertion **win_valid**(w_{id}, R) defined in Fig. 5 to say the window pointed to by w_{id} is valid, given the value of wim in R.

We use the frame list F to model the circular stack consisting of register windows. As defined in Fig. 3, a frame is an array of 8 words, modeling a group of 8 registers. F consists of a sequence of frames corresponding to all the register windows except the **out**, **local** and **in** registers in the current window. Then **save** saves the **local** and **in** registers onto the head of F and loads the two groups of register at the *tail* of F to the **local** and **out** registers (and the original **out** registers becomes the **in** group). The **restore** instruction does the inverse. The operations are defined formally in Fig. 5.

The delay buffer. The delay buffer D is a sequence of delayed writes. Because the wr instruction does not update the target register immediately, we put the

write operation onto the delay buffer. A delayed write is recorded as a triple consisting of the remaining cycles t to be delayed, the target special register **sr** and the value w to be written.

Instruction sequences. We use an instruction sequence I to model a basic block, *i.e.* a sequence of commands ending with a control transfer. As defined in Fig. 2, we require that a delayed control-transfer instruction must be followed by a simple instruction i, because the actual control-transfer occurs after the execution of i. The end of each instruction sequence can only be jmp or retl followed by a simple instruction i. Note that we do not view the call instruction as the end of a basic block, since the callee is expected to return, following our direct-style semantics for function calls. We define C[f] to extract an instruction sequence starting from f in C below.

$$C[\mathbf{f}] = \begin{cases} \mathbf{i}; \mathbb{I} & C(\mathbf{f}) = \mathbf{i} \text{ and } C[\mathbf{f}+4] = \mathbb{I} \\ c; \mathbf{i} & c = C(\mathbf{f}) \text{ and } c = \mathbf{jmp} \mathbf{a} \text{ or retl} \\ and C(\mathbf{f}+4) = \mathbf{i} \\ c; \mathbf{i}; \mathbb{I} & c = C(\mathbf{f}) \text{ and } c = \mathbf{call f} \text{ or be f} \\ and C(\mathbf{f}+4) = \mathbf{i} \text{ and } C[\mathbf{f}+8] = \mathbb{I} \\ undefined & otherwise \end{cases}$$

2.2 **Operational Semantics**

The operational semantics is taken from Wang et al. [17], but we omit features like interrupts and traps. We show the selected rules in Fig. 6. The program transition relation $C \vdash (S, pc, npc) \longmapsto (S', pc', npc')$ is defined in Fig. 6 (a). Before the execution of the instruction pointed by pc, the delayed writes in Dwith 0 delay cycles are executed first. The execution of the delayed writes are defined in the form of $(R, D) \rightrightarrows (R', D')$, as shown below:

$$\begin{array}{c} (R,D) \rightrightarrows (R',D') \\ \hline \hline (R,\mathrm{nil}) \rightrightarrows (R,\mathrm{nil}) \end{array} & \begin{array}{c} (R,D) \rightrightarrows (R',D') \\ \hline (R,(t+1,\mathtt{sr},w)::D) \rightrightarrows (R',(t,\mathtt{sr},w)::D') \\ \hline (R,(0,\mathtt{sr},w)::D) \rightrightarrows (R'\{\mathtt{sr} \rightsquigarrow w\},D') \end{array} & \begin{array}{c} (R,D) \rightrightarrows (R',D') & \mathtt{sr} \not\in \mathrm{dom}(R) \\ \hline (R,(0,\mathtt{sr},w)::D) \rightrightarrows (R'\{\mathtt{sr} \rightsquigarrow w\},D') \end{array} & \begin{array}{c} (R,D) \rightrightarrows (R',D') & \mathtt{sr} \not\in \mathrm{dom}(R) \\ \hline (R,(0,\mathtt{sr},w)::D) \rightrightarrows (R'(\mathtt{sr} \rightsquigarrow w),D') \end{array} & \begin{array}{c} (R,D) \rightrightarrows (R',D') & \mathtt{sr} \not\in \mathrm{dom}(R) \\ \hline (R,(0,\mathtt{sr},w)::D) \rightrightarrows (R',D') & \end{array} & \begin{array}{c} (R,D) \rightrightarrows (R',D') & \mathtt{sr} \not\in \mathrm{dom}(R) \\ \hline (R,(0,\mathtt{sr},w)::D) \rightrightarrows (R',D') & \end{array} & \begin{array}{c} (R,D) \rightrightarrows (R',D') & \mathtt{sr} \not\in \mathrm{dom}(R) \\ \hline (R,(0,\mathtt{sr},w)::D) \rightrightarrows (R',D') & \end{array} & \begin{array}{c} (R,D) \rightrightarrows (R',D') & \mathtt{sr} \not\in \mathrm{dom}(R) \\ \hline (R,(0,\mathtt{sr},w)::D) \rightrightarrows (R',D') & \end{array} & \begin{array}{c} (R,D) \rightrightarrows (R',D') & \mathtt{sr} \not\in \mathrm{dom}(R) \\ \hline (R,(0,\mathtt{sr},w)::D) \rightrightarrows (R',D') & \end{array} & \end{array} & \begin{array}{c} (R,D) \rightrightarrows (R',D') & \mathtt{sr} \not\in \mathrm{dom}(R) \\ \hline (R,(0,\mathtt{sr},w)::D) \rightrightarrows (R',D') & \end{array} & \end{array} & \begin{array}{c} (R,D) \rightrightarrows (R',D') & \mathtt{sr} \not\in \mathrm{dom}(R) \\ \hline (R,(0,\mathtt{sr},w)::D) \rightrightarrows (R',D') & \end{array} & \end{array} & \end{array} & \begin{array}{c} (R,D) \rightrightarrows (R',D') & \mathtt{sr} \not\in \mathrm{dom}(R) \\ \hline (R,(0,\mathtt{sr},w)::D) \rightrightarrows (R',D') & \end{array} & \end{array} & \end{array} & \begin{array}{c} (R,D) \rightrightarrows (R',D') & \mathtt{sr} \not\in \mathrm{dom}(R) \\ \hline (R,(0,\mathtt{sr},w)::D) \rightrightarrows (R',D') & \end{array} & \end{array} & \end{array} & \end{array}$$

Note that the write of sr has no effect if sr is not in the domain of R. Since R is defined as a partial map, we can prove the following lemma.

Lemma 2.1. $(R, D) \rightrightarrows (R', D')$ and $R = R_1 \uplus R_2$, if and only if there exists R'_1 and R'_2 , such that $(R_1, D) \rightrightarrows (R'_1, D')$, $(R_2, D) \rightrightarrows (R'_2, D')$, and $R' = R'_1 \uplus R'_2$.

Here the disjoint union $R_1
in R_2$ represents the union of R_1 and R_2 if they have disjoint domains, and undefined otherwise. This lemma is important to give sound semantics to delay buffer related assertions, as discussed in Sec. 3.

The transition steps for individual instructions are classified into three categories: the control transfer steps $(_\vdash_\circ\longrightarrow_)$, the steps for save, restore and wr instructions $(_\bullet=\rightarrow_)$, and the steps for other simple instructions $(_=\rightarrow_)$.

$\begin{array}{l} (R,D) \rightrightarrows (R',D') \\ C \vdash ((M,(R',F),D'),\texttt{pc},\texttt{npc}) \mathrel{\diamond} \longrightarrow ((M',(R'',F'),D''),\texttt{pc}',\texttt{npc}') \end{array}$	
$C \vdash ((M, (R, F), D), \mathtt{pc}, \mathtt{npc}) \longmapsto ((M', (R'', F'), D''), \mathtt{pc}', \mathtt{npc}')$	

(a) Program Transistion

$C(pc) = i \qquad (M, (R, F), D) \bullet \xrightarrow{i} (M', (R', F'), D')$
$\overline{C \vdash ((M,(R,F),D),\texttt{pc},\texttt{npc}) \circ \longrightarrow ((M',(R',F'),D'),\texttt{npc},\texttt{npc}+4)}$
$C(\mathtt{pc}) = \mathtt{jmp} \ \mathtt{a} \llbracket \mathtt{a} rbracket_R = \mathtt{f}$
$\overline{C \vdash ((M,(R,F),D), \mathtt{pc}, \mathtt{npc}) \circ \longrightarrow ((M,(R,F),D), \mathtt{npc}, \mathtt{f})}$
$C(\mathtt{pc}) = \mathtt{call f} \qquad \mathtt{r}_{15} \in \mathrm{dom}(R)$
$\overline{C \vdash ((M, (R, F), D), \mathtt{pc}, \mathtt{npc}) \circ \longrightarrow ((M, (R\{\mathtt{r}_{15} \rightsquigarrow \mathtt{pc}\}, F), D), \mathtt{npc}, \mathtt{f})}$
$C(\mathbf{n}\mathbf{c}) = \mathbf{ret} 1 B(\mathbf{r},\mathbf{r}) = \mathbf{f}$

 $\frac{C(\texttt{pc}) = \texttt{retl} \quad R(\texttt{r}_{15}) = \texttt{f}}{C \vdash ((M, (R, F), D), \texttt{pc}, \texttt{npc}) \circ \longrightarrow ((M, (R, F), D), \texttt{npc}, \texttt{f} + 8)}$

(b) Control Transfer Instruction Transition

$$\begin{array}{c} (M,R) \xrightarrow{\mathbf{i}} (M',R') \\ \hline (M,(R,F),D) \bullet \xrightarrow{\mathbf{i}} (M',(R',F),D) \end{array} & \begin{array}{c} R(\mathbf{r}_s) = w_1 & \llbracket \mathbf{o} \rrbracket_R = w_2 & w = w_1 \oplus w_2 \\ \mathbf{sr} \in \operatorname{dom}(R) & D' = \operatorname{set_delay}(\mathbf{sr},w,D) \\ \hline (M,(R,F),D) \bullet \xrightarrow{\mathbf{sr} \ \mathbf{r}_s \ \mathbf{o} \ \mathbf{sr}} (M,(R,F),D') \end{array} \\ \\ & \begin{array}{c} \operatorname{save}(R,F) = (R',F') & \llbracket \mathbf{o} \rrbracket_R = w & R'' = R' \{\mathbf{r}_d \rightsquigarrow R(\mathbf{r}_s) + w\} \\ \hline (M,(R,F),D) \bullet \xrightarrow{\operatorname{save} \ \mathbf{r}_s \ \mathbf{o} \ \mathbf{r}_d} (M,(R'',F'),D) \\ \end{array} \\ \\ & \begin{array}{c} \operatorname{restore}(R,F) = (R',F') & \llbracket \mathbf{o} \rrbracket_R = w & R'' = R' \{\mathbf{r}_d \rightsquigarrow R(\mathbf{r}_s) + w\} \\ \hline (M,(R,F),D) \bullet \xrightarrow{\operatorname{restore} \ \mathbf{r}_s \ \mathbf{o} \ \mathbf{r}_d} (M,(R'',F'),D) \end{array} \end{array}$$

(c) Save, Restore and Wr instruction Transition

$$\begin{array}{c|c} \hline R(\mathbf{sr}) = w & \mathbf{r}_d \in \operatorname{dom}(R) \\ \hline (M,R) \xrightarrow{\operatorname{rd} \, \mathbf{sr} \, \mathbf{r}_d} & (M,R\{\mathbf{r}_d \rightsquigarrow w\}) \end{array} & \hline R(\mathbf{r}_s) = w_1 \quad \llbracket \mathbf{o} \rrbracket_R = w_2 \quad \mathbf{r}_d \in \operatorname{dom}(R) \\ \hline (M,R) \xrightarrow{\operatorname{add} \, \mathbf{r}_s \, \mathbf{o} \, \mathbf{r}_d} & (M,R\{\mathbf{r}_d \rightsquigarrow w_1+w_2\}) \end{array} \\ \\ \hline \\ \hline \underbrace{\llbracket \mathbf{a} \rrbracket_R = w \quad M(w) = w' \quad \mathbf{r}_d \in \operatorname{dom}(R)}_{(M,R) \xrightarrow{\operatorname{1d} \, \mathbf{a} \, \mathbf{r}_d} & (M,R\{\mathbf{r}_d \rightsquigarrow w'\}) \end{array}$$

(d) Simple Instruction Transition

$$\llbracket \mathbf{o} \rrbracket_R \stackrel{\triangle}{=} \begin{cases} R(r) & \text{if } \mathbf{o} = r \\ w & \text{if } \mathbf{o} = w, \\ -4096 \leq w \leq 4095 \\ \bot & \text{otherwise} \end{cases} \quad \llbracket \mathbf{a} \rrbracket_R \stackrel{\triangle}{=} \begin{cases} \llbracket \mathbf{o} \rrbracket_R & \text{if } \mathbf{a} = \mathbf{o} \\ w_1 + w_2 & \text{if } \mathbf{a} = \mathbf{r} + \mathbf{o}, \ R(\mathbf{r}) = w_1 \\ \mathbf{and} \ \llbracket \mathbf{o} \rrbracket_R = w_2 \\ \bot & \text{otherwise} \end{cases}$$

(e) Expression Semantics

Fig. 6. Selected operational semantics rules

The corresponding step transition relations are defined inductively in Fig. 6 (b), (c) and (d) respectively.

Note that, after the control-transfer instructions, pc is set to npc and npc contains the target address. This explains the one cycle delay for the control transfer. The call instruction saves pc into the register r_{15} , while retl uses $r_{15}+8$ as the return address (which is the address for the second instruction following the call). Evaluation of expressions a and o is defined as $[a]_R$ and $[o]_R$ in Fig. 6 (e).

The wr wants to save the bitwise exclusive OR of the operands into the special register sr, but it puts the write into the delay buffer D instead of updating R immediately. The operation $set_delay(sr, w, D)$ is defined below:

$$\mathbf{set_delay}(\mathbf{sr}, w, D) \stackrel{ riangle}{=} (X, \mathbf{sr}, w) :: D$$

where X $(0 \le X \le 3)$ is a predefined system parameter for the delay cycle.

The save and restore instruction rotate the register windows and update the register file. Their operations over F and R are defined in Fig. 5.

3 Program Logic

In this section, we introduce the assertion language and program logic designed for SPARCv8 program.

3.1 Assertions

$$\begin{array}{l} (Asrt) \ p, q \stackrel{\Delta}{=} \ \exp \mid l \mapsto w \mid \mathbf{rn} \mapsto w \mid \rhd_t \ \mathbf{sr} \mapsto w \mid p \downarrow \ \mid \mathsf{cwp} \mapsto (\!\! \mid w_{id}, F) \\ \mid \ p \land q \mid p \lor q \mid p \ast q \mid \mathbf{a} =_a w \mid \mathbf{o} = w \mid \forall x. \ p \mid \exists x. \ p \mid \dots \end{array}$$

Fig. 7. Syntax of Assertions

We define syntax of assertions in Fig. 7, and their semantics in Fig. 8. We extend separation logic assertions with specifications of delay buffers and register windows. Registers are like variables in separation logic, but are treated as resources. The assertion emp says that the memory and the register file are both empty. $l \mapsto w$ specifies a singleton memory cell with value w stored in the address $l. \mathbf{rn} \mapsto w$ says that \mathbf{rn} is the only register in the register file and it contains the value w. Also \mathbf{rn} is not in the delay buffer. Separating conjunction p * q has the standard semantics as in separation logic.

The assertion $\triangleright_t \mathbf{sr} \mapsto w$ describes a delayed write in the delay buffer D. It describes the uncertainty of \mathbf{sr} 's value in R, which is unknown for now but will become w in up to t+1 cycles. We use $_ \rightrightarrows^k _$ to represent k-step execution of the delayed writes in D. It also requires that there be at most one delayed write for a specific special register \mathbf{sr} in D (*i.e.* $\mathbf{noDup}(\mathbf{sr}, D)$). This prevents more

$$\begin{split} S &\models \mathsf{emp} &\triangleq S.M = \emptyset \land S.Q.R = \emptyset \\ S &\models l \mapsto w &\triangleq S.M = \{l \rightsquigarrow w\} \land S.Q.R = \emptyset \\ S &\models \mathsf{rn} \mapsto w &\triangleq S.Q.R = \{\mathsf{rn} \rightsquigarrow w\} \land \mathsf{rn} \notin \mathsf{dom}(S.D) \land S.M = \emptyset \\ S &\models \mathsf{rn} \mapsto w &\triangleq S.Q.R = \{\mathsf{rn} \rightsquigarrow w\} \land \mathsf{rn} \notin \mathsf{dom}(S.D) \land S.M = \emptyset \\ S &\models \mathsf{rs} \mapsto w &\triangleq \exists k, R', D'. 0 \le k \le t + 1 \land (R, D) \rightrightarrows^k (R', D') \land ((M, (R', F), D') \models \mathsf{sr} \mapsto w) \land \mathsf{noDup}(D, \mathsf{sr}) \\ &\qquad where S = (M, (R, F), D) \\ S &\models p \downarrow &\triangleq \exists R', D'. ((M, (R', F), D') \models p) \land (R', D') \rightrightarrows (R, D) \\ &\qquad where S = (M, (R, F), D) \\ S &\models \mathsf{cwp} \mapsto (w_{id}, F) \triangleq (S \models \mathsf{cwp} \mapsto w_{id}) \land \exists F'. F \cdot F' = S.Q.F \\ S &\models \mathsf{a} =_a w &\triangleq [[\mathsf{a}]_{S.Q.R} = w \\ S &\models o = w &\triangleq [[\mathsf{o}]_{S.Q.R} = w \\ S &\models p_1 \ast p_2 &\triangleq \exists S_1, S_2. S_1 \models p_1 \land S_2 \models p_2 \land S = S_1 \uplus S_2 \\ S_1 &\bowtie S_2 \triangleq \begin{cases} (M_1 \cup M_2, (R_1 \cup R_2, F), D) & \text{if } M_1 \perp M_2 \land R_1 \perp R_2 \land \\ S_1 = (M_1, (R_1, F), D) \land S_2 = (M_2, (R_2, F), D) \\ \text{undefined} & \text{otherwise} \\ dom(D) &\triangleq \begin{cases} \{\mathsf{sr}\} \cup \operatorname{dom}(D') & \text{if } D = (t, \mathsf{sr}, w) :: D' \\ \emptyset & \text{if } D = \mathsf{nil} \end{cases} \\ \mathsf{noDup}(D, \mathsf{sr}) &\triangleq \begin{cases} \mathsf{sr} \notin \operatorname{dom}(D') & \text{if } D = (t, \mathsf{sr}, w) :: D' \\ \mathsf{True} & \text{if } D = \mathsf{nil} \end{cases} \end{split}$$

Fig. 8. Semantics of Assertions

than one delayed writes to the same register within 4 instruction cycles, which practically have no restrictions on programming. By the semantics we have

$$sr \mapsto w \implies \rhd_t sr \mapsto w \qquad \qquad \rhd_t sr \mapsto w \implies \rhd_{t+k} sr \mapsto w$$

The assertion $p \downarrow$ allows us to reduce the uncertainty by executing one step of the delayed writes. It specifies states reachable after executing one step of delayed writes from those states satisfying p. Therefore we know:

$$(\triangleright_0 \mathbf{sr} \mapsto w) \downarrow \Longrightarrow \mathbf{sr} \mapsto w \qquad (\triangleright_{t+1} \mathbf{sr} \mapsto w) \downarrow \Longrightarrow \triangleright_t \mathbf{sr} \mapsto w$$

Also it's easy to see that if p syntactically does not contain sub-terms in the form of $\triangleright_t \mathbf{sr} \mapsto w$, then $(p \downarrow) \iff p$.

The following lemma shows $(_)\downarrow$ is distributive over separating conjunction.

Lemma 3.1. $(p * q) \downarrow \iff (p \downarrow) * (q \downarrow)$.

The lemma can be proved following Lemma 2.1.

We use $cwp \mapsto (w_{id}, F)$ to describe the pointer cwp of the current register window and the frame list as a circular stack. Note that F is just a prefix of the



frame list, since usually we do not need to know contents of the full list. Here we use $F \cdot F'$ to represent the concatenation of lists F and F'. Therefore we have $\operatorname{cwp} \mapsto (w_{id}, F \cdot F') \Longrightarrow \operatorname{cwp} \mapsto (w_{id}, F)$.

The assertions $\mathbf{a} =_a w$ and $\mathbf{o} = w$ describe the value of \mathbf{a} and \mathbf{o} respectively. They are intuitionistic assertions. Since \mathbf{a} is used as an address, we also require it to be properly aligned on a 4-byte boundary (*i.e.* word_align, whose definition is omitted here).

3.2 Inference Rules

The code specification θ and code heap specification Ψ are defined below:

The code heap specification Ψ maps the code labels for basic blocks to their specifications θ , which is a pair of pre- and post-conditions. Instead of using normal assertions, the pre- and post-conditions are assertions parameterized over a list of values lgvl. They play the role of auxiliary variables — Feeding the pre- and the post-conditions with the same lgvl allows us to establish relationship of states specified in the pre- and post-conditions.

Although we assign a θ to each basic block, the post-condition does not specify the states reached at the end of the block. Instead, it specifies the condition that needs to be specified in the future when the *current function* returns. This follows the idea developed in SCAP [7], but we use the standard unary state assertion instead of the binary state assertions used in SCAP, so that existing proof techniques (such as Coq tactics) for standard Hoare-triples can be applied to simplify the verification process.

We give a simple example in Fig. 9 to show a specification for a function, which simply sums the values of the registers $\%i_0$, $\%i_1$ and $\%i_2$ and writes the result into the register $\%l_7$. The specification (fp, fq) says that, when provided with the same lv as argument, the function preserves the value of $\%i_0$, $\%i_1$ and $\%i_2$, $\%l_7$ at the end contains the sum of $\%i_0$, $\%i_1$ and $\%i_2$, and the function also preserves the value of \mathbf{r}_{15} , which it uses as the return address. To verify the function, we need to prove that it satisfies (fp lv, fq lv) for all lv.

Figure 10 shows selected inference rules in our logic. The top rule **CDHP** verifies the code heap C. It requires that every basic block specified in Ψ can be





Fig. 10. Seleted Inference Rules

verified with respect to the specification, with any argument ι used to instantiate the pre- and post-conditions.

The **SEQ** rule is applied when meeting an instruction sequence starting with a simple instruction \mathbf{i} . The instruction \mathbf{i} is verified by the corresponding wellformed instruction rules, with the precondition $p \downarrow$ and some post-condition p'. We use $p \downarrow$ because there is an implicit step executing delayed writes before executing every instruction. The post-condition p' for \mathbf{i} is then used as the precondition to verify the remaining part of the instruction sequence.

Delayed control transfers. We distinguish the jmp and call instructions — The former makes an *intra-function* control transfer, while the latter makes function calls. The **JMP** rule requires that the target address is a valid one specified in Ψ . Starting from the precondition p, after executing the instruction i following **JMP** and the corresponding delayed writes, the post-condition p' of i should satisfy the precondition of the target instruction sequence, with some instantiation ι of the logical variables and a frame assertion p_r . Since the target instruction sequence of jmp is in the same function as the jmp instruction itself, the post-condition fq specified at the target address (with the same instantiation ι of the logical variables and the frame assertion p_r) should meet the postcondition q of the current function. As we explained before, the post-condition qdoes not specify the states reached at the end of the instruction sequence (which are specified by p' instead).

The **CALL** rule is similar to the **JMP** rule in that it also requires the postcondition p_2 of the instruction *i* following the **call** satisfy the precondition of the target instruction sequence, with some instantiation ι of the logical variables and a frame assertion p_r . Here we need to record that the code label **f** is saved in \mathbf{r}_{15} by the **call** instruction. When the callee returns, its post-condition fq (with the same instantiation of auxiliary variables ι) needs to ensure \mathbf{r}_{15} still contains **f**, so that the callee returns to the correct address. Also the fq with the frame p_r needs to satisfy the precondition p' for the remaining instruction sequences of the caller.

The **RETL** rule simply requires that the post-condition q holds at the end of the instruction i following retl. Also i cannot touch the register \mathbf{r}_{15} , therefore \mathbf{r}_{15} specified in p must be the same as in q. Since at the calling point we already required that the post-condition of the callee guarantees \mathbf{r}_{15} contains the correct return address, we know \mathbf{r}_{15} contains the correct value before retl.

Delayed writes and register windows. The bottom layer of our logic is for well-formed instructions. The **WR** rule requires the ownership of the target register **sr** in the precondition ($\mathbf{sr} \mapsto _$). Also it implies there is no delayed writes to **sr** in the delay buffer (see the semantics defined in Fig. 8). At the end of the delayed write, we use $\triangleright_3 \mathbf{sr} \mapsto w_1 \oplus w_2$ to indicate the new value will be ready in up to 3 cycles. Since the maximum delay cycle X cannot be bigger than 3 and the value of X may vary in different systems, programmers usually take a conservative approach to assume X = 3 for portability of code. Our rule reflects this conservative view. The **RD** rule says the special register can be read only if it is not in the delay buffer. The **SAVE** and **RESTORE** rules reflect the save and recovery of the execution contexts, which is consistent with the operational semantics of the **save** and **restore** instructions given in Figs. 5 and 6.

3.3 Semantics and Soundness

We first define the safety of instruction sequences, safe_insSeq(C, S, pc, npc, q, Ψ). It says C can execute safely from S, pc and npc until reaching the end of the current instruction sequence (C[pc]), and q holds if C[pc] ends with the return instruction. It is formally defined in Def. 3.2. Here we use "_ \mapsto^n _" to represent n-step execution.

Definition 3.2 (Safety of Instruction Sequences).

safe_insSeq (C, S, pc, npc, q, Ψ) holds if and only if the following are true (we omit the case for be here, which is similar to jmp):

- if C(pc) = i then :
 - there exist $S', pc, npc', such that C \vdash (S, pc, npc) \longmapsto (S', pc', npc'),$
 - for any S', pc', npc', if $C \vdash (S, pc, npc) \longmapsto (S', pc', npc')$, then safe_insSeq $(C, S', pc', npc', q, \Psi)$
- if C(pc) = jmp a then :
 - there exist S', pc', npc', such that $C \vdash (S, pc, npc) \mapsto^2 (S', pc', npc')$,
 - for any S', pc', npc', if C ⊢ (S, pc, npc) →² (S', pc', npc'), then there exist fp, fq, ι and p_r, such that the following hold:
 (1) npc' = pc'+4, Ψ(pc') = (fp, fq),
 - (2) $S' \models (\operatorname{fp} \iota) * p_r, (\operatorname{fq} \iota) * p_r \Rightarrow q.$
- if C(pc) = be f then ...
- if C(pc) = call f then :
 - there exist S', pc', npc', such that $C \vdash (S, pc, npc) \longmapsto^2 (S', pc', npc')$,
 - for any S', pc' and npc', if $C \vdash (S, pc, npc) \longrightarrow^2 (S', pc', npc')$, then there exist fp, fq, ι and p_r , such that the following hold:
 - (1) $\operatorname{npc}' = \operatorname{pc}' + 4$, $\Psi(\operatorname{pc}') = (\operatorname{fp}, \operatorname{fq})$,
 - (2) $S' \models (\operatorname{fp} \iota) * p_r,$
 - (3) for any S', if $S' \models (\operatorname{fq} \iota) * p_r$, then safe_insSeq $(C, S', \operatorname{pc} + 8, \operatorname{pc} + 12, q, \Psi)$,
 - (4) for any S', if $S' \models (\text{fq } \iota)$, then $S'.Q.R(\mathbf{r}_{15}) = \mathbf{pc}$.
- if C(pc) = retl then :
 - there exist $S', pc', npc', such that <math>C \vdash (S, pc, npc) \mapsto^2 (S', pc', npc')$,
 - for any S', pc' and npc', if $C \vdash (S, pc, npc) \mapsto^2 (S', pc', npc')$, then $S' \models q$, $pc' = S'.Q.R(\mathbf{r}_{15}) + 8$, and $npc' = S'.Q.R(\mathbf{r}_{15}) + 12$.

Then we can define the semantics for well-formed instruction sequences and well-formed code heap.

Definition 3.3 (Judgment Semantics).

- $-\Psi \models \{(p,q)\} \mathbf{f} : \mathbb{I} \text{ if and only if, for all } C \text{ and } S \text{ such that } C[\mathbf{f}] = \mathbb{I} \text{ and } S \models p, \text{ we have safe_insSeq}(C, S, \mathbf{f}, \mathbf{f} + 4, q, \Psi).$
- $\models C: \Psi$ if and only if, for all **f**, fp and fq such that $\Psi(\mathbf{f}) = (\text{fp}, \text{fq})$, we have $\Psi \models \{(\text{fp} \iota, \text{fq} \iota)\} \mathbf{f}: C[\mathbf{f}] \text{ for all } \iota.$

Next we define the safety $\operatorname{safe}^n(C, S, \operatorname{pc}, \operatorname{npc}, q, k)$ of whole program execution. It says that, starting with pc, npc and the state S, and with the depth k of function calls, the code C either *halts* in less than n steps, with the final state satisfies q, or it executes at least n steps safely. Here we say C halts if it reaches the return point of the topmost function (when the depth k of the function call is 0). In the definition below, the depth k increases by the call instruction and decreases by ret1 (unless k = 0).

Definition 3.4 (Program Safety). safe⁰(C, S, pc, npc, q, k) always holds. safeⁿ⁺¹(C, S, pc, npc, q, k) holds if and only if the following are true:

- 1. if $C(pc) \in \{i, jmp a, be f\}$, then:
 - there exist S', pc', npc', such that $C \vdash (S, pc, npc) \longmapsto (S', pc', npc')$; - for any S', pc', npc', if
 - $C \vdash (S, \mathsf{pc}, \mathsf{npc}) \longmapsto (S', \mathsf{pc}', \mathsf{npc}'), \text{ then safe}^n (C, S', \mathsf{pc}', \mathsf{npc}', q, k);$
- 2. if C(pc) = call f, then:
 - there exist S', pc', npc' such that $C \vdash (S, pc, npc) \mapsto^2 (S', pc', npc');$
 - for any S', pc', npc', if $C \vdash (S, pc, npc) \mapsto^2 (S', pc', npc')$, then safeⁿ(C, S', pc', npc', q, k + 1);
- 3. if C(pc) = retl, then:
 - there exist S', pc', npc' such that $C \vdash (S, pc, npc) \mapsto^2 (S', pc', npc');$
 - for any S', pc', npc', if $C \vdash (S, pc, npc) \mapsto^2 (S', pc', npc')$, then

if
$$k = 0$$
 then
 $S' \models q$
else

 $\mathsf{safe}^n(C,S',\mathsf{pc}',\mathsf{npc}',q,k\!-\!1)$.

Then the following theorem and corollary show the soundness of our logic.

Theorem 3.5 (Soundness). $\vdash C: \Psi \Longrightarrow \models C: \Psi$

Corollary 3.6 (Function Safety). If $\Psi \models \{(p,q)\}$ pc : C[pc], $S \models p$, and $\models C: \Psi$, then $\forall n$. safeⁿ(C, S, pc, pc+4, q, 0).

4 Verifying a Realistic Context Switch Module

We apply our program logic to verify the main body of a context switch routine implemented in SPARCv8, which is used to save the current task's context and restore the new task's context. Figure 11 shows the structure of the code.

- SwitchEntry is the entry of the module. It checks SwitchFlag to see if a context switch is needed. If yes, it enters the Window_OK block.
- Window_OK checks if the current task is null (which may happen if the switch follows the delete of the current task). If yes, it jumps to Adjust_CWP, which resets the pointer cwp of the current register window so that it points to the last valid window. It essentially pops all the frames to empty the circular stack of register windows. If the current task is *not* null, it calls reg_save to save the general registers into the TCB, and then enter the code block Save_UsedWindows to save other register windows (F in our state model).



Fig. 11. The Structure of Context Switch Module

- Save_UsedWindows saves the register windows (except the current one) into the current task's stack in memory.
- Switch_NewContext restores the general registers and other register windows from the new task's TCB and its stack in memory, respectively. Then it sets the new task as the current one.

The main complexity of the verification lies in the code manages the register windows. To save all the register windows, Save_UsedWindows repetitively restores the next window into general registers (as the current window) and then saves them into memory, until all the windows are saved.

Specification. Below we give the pre- and post-conditions $(a_{pre} \text{ and } a_{post})$ of the verified module. Each of them takes 5 arguments, the id of the current task t_c , the id of the new task t_n , the value *flag* of the SwitchFlag, the values *env* of general registers and all other register windows, and the new task's context *nst* that needs to be restored.

 $\begin{aligned} \mathsf{a}_{pre}(t_c, t_n, flag, env, nst) &\stackrel{\triangle}{=} \mathsf{Env}(env) * (\mathsf{SwitchFlag} \mapsto flag) * (\mathsf{TaskNew} \mapsto t_n) * \\ & (flag = \mathsf{false} \lor \mathsf{CurT}(t_c, _, env) * \mathsf{NoCurT}(t_n, nst)) \\ \mathsf{a}_{post}(t_c, t_n, flag, env, nst) &\stackrel{\triangle}{=} \exists env'. \mathsf{Env}(env') * (\mathsf{SwitchFlag} \mapsto \mathsf{false}) * (\mathsf{TaskNew} \mapsto t_n) * \\ & (flag = \mathsf{false} \land \mathsf{p_env}(env) = \mathsf{p_env}(env') \\ & \lor (\mathsf{CurT}(t_n, nst, env') \land \mathsf{p_env}(env') = nst) * \\ & \mathsf{NoCurT}(t_c, \mathsf{p_env}(env))) \end{aligned}$

In the specification, we use Env(env) to specify the values of general registers and the register windows. The variable TaskNew records the identifier of the new task. If SwitchFlag is false, we do not need any knowledge about the current and the new tasks since there is no context switch. Otherwise we describe the state of the current task (its TCB and stack in memory) using $CurT(t_c, _, env)$, and the saved context of the new task using NoCurT (t_n, nst) . Due to space limitation we omit the detailed definitions here.

If we compare a_{pre} and a_{post} , we can see that t_n becomes the current task $(CurT(t_n, nst, env'))$, and its general registers and stack, specified by Env(env'), are loaded from the saved context nst (*i.e.* $p_env(env') = nst$). Here $p_env(env')$ refers to the part of the environment that we want to save or restore as context.

Correspondingly, t_c becomes non-current-thread, and part of its environment env at the entry of the context switch is saved, as specified by NoCurT $(t_c, p_env(env))$.

We omit the code that manages interrupt and float registers in the original system, which are not supported in our logic. The segment we verify has around 250 lines of assembly code, and we verify it by 6690 lines of Coq proof scripts.

5 Related Work and Conclusion

There has been much work on assembly or machine code verification. Most of them do not support function calls or simply treat function calls in the continuation-passing style where return addresses are viewed as first class code pointers [13, 3, 10, 11, 20, 14, 16]. SCAP [7] supports assembly code verification with various stack-based control abstractions, including function call and return. We follow the same idea here. However, SCAP gives a syntactic-based soundness proof by establishing the preservation of the syntactic judgment, which makes it difficult to interact with other modules verified in different logic. Since our goal is to verify inline assembly and link the verified code with the verified C programs, we give a direct-style semantic model of the logic judgments. Also SCAP is based on a simplified subset of assembly instructions, while our work is focused on a realistically modeled subset of SPARCv8 instructions.

In terms of the support of realistic instruction sets, previous work on proofcarrying code (PCC) and typed assembly language (TAL) mostly supports subsets of x86. Myreen's work [12] presents a framework for ARM verification based on a realistic model (but it doesn't support function call and return).

As part of the Foundational Proof-Carrying Code (FPCC) project [3], Tan and Appel present a program logic \mathcal{L}_c for reasoning about control flow in assembly code [16]. Although \mathcal{L}_c is implemented on top of SPARC machine language, the underlying logic is a type system instead of a full-blown program logic for functional correctness. It reasons about functions in the continuation-passing style. Also handling SPARC features such as delayed writes or delayed control transfers is not the focus of \mathcal{L}_c . There has been work on mechanized semantics of the SPARCv8 ISA. Hou *et al.* [21] model the SPARCv8 ISA in Isabelle/HOL. Wang *et al.* [17] formalize its semantics in Coq. Our operational semantics of SPARCv8 follows Wang *et al.* [17].

Ni *et al.* [15] verify a context switch module of 19 lines in x86 code to show case the support of embedded code pointers (ECP) in XCAP [14]. The context switch module we verify comes from a practical OS kernel, which is more realistic and consists of more than 250 lines of assembly code, but our logic does not really support the switch of return addresses, which requires further extension like OCAP [6]. Our focus is to verify the code manages the register windows, and the function calls made internally.

Yang and Hawblitzel [19] verify Verve, an x86 implementation of an experimental operating system. Verve has two levels, the high-level TAL code and the low-level "Nucleus" that provides primitive access to hardware and memory. The Nucleus code is verified automatically using the Z3 SMT solver, while the goal of our work is to generate machine checkable proofs. Another key difference is the use of different ISAs. Here we give details to verify specific features of SPARCv8 programs.

There have been many techniques and tools proposed for automated program verification (e.g. [5, 4]). It is possible to adapt them to verify SPARCv8 code. We propose a new program logic and do the verification in Coq mainly because the work is part of a big project for a fully certified OS kernel for aerospace crafts whose inline assembly is written in SPARCv8. We already have a program logic implemented in Coq for C programs, which allows us to verify C code with Coq proofs. Therefore we want to have a program logic for SPARCv8 so that it can be linked with the logic for C and can generate machine-checkable Coq proofs too. That said, many of the automated verification techniques can be applied to reduce the manual efforts to write Coq proofs, which we would like to study in the future work.

Conclusion. We present a program logic for SPARCv8. Our logic is based on a realistic semantics model and supports main features of SPARCv8, including delayed control transfer, delayed writes, and register windows. We have applied the program logic to verify the main body of the context switch routine in a realistic embedded OS kernel. Our current work can only handle sequential SPARCv8 program verification for partial correctness. We will extend it for concurrency and refinement verification in the future. Also we would like to link the verified inline assembly with verified C code for whole system verification.

References

- Program logic for SPARCv8 implementation in Coq (project code). https://github.com/jpzha/VeriSparc.
- [2] SPARC. https://gaisler.com/doc/sparcv8.pdf.
- [3] A. W. Appel. Foundational proof-carrying code. In Proc. 16th Annual IEEE Symposium on Logic in Computer Science, pages 85–97, Jan 1998.
- [4] J. Berdine, C. Calcagno, and P. O'Hearn. Smallfoot: Modular automatic assertion checking with separation logic. In *FMCO*, 2005.
- [5] J. Berdine, C. Calcagno, and P. O'Hearn. Symbolic execution with separation logic. In APLAS, 2005.
- [6] X. Feng, Z. Ni, Z. Shao, and Y. Guo. An open framework for foundational proofcarrying code. In *TLDI*, pages 67–78, 2007.
- [7] X. Feng, Z. Shao, A. Vaynberg, S. Xiang, and Z. Ni. Modular Verification of Assembly Code with Stack-Based Control Abstractions. In *PLDI*, June 2006.
- [8] R. Gu, J. Koenig, T. Ramananandro, Z. Shao, X. N. Wu, S.-C. Weng, H. Zhang, and Y. Guo. Deep specifications and certified abstraction layers. In *POPL*, pages 595–608, Jan 2015.
- [9] G. Klein, K. Elphinstone, G. Heiser, J. Andronick, D. Cock, P. Derrin, D. Elkaduwe, K. Engelhardt, R. Kolanski, M. Norrish, T. Sewell, H. Tuch, and S. Winwood. seL4: Formal Verification of an OS Kernel. In SOSP, pages 207–220, Oct 2009.

- [10] G. Morrisett, K. Crary, N. Glew, D. Grossman, R. Samuels, F. Smith, D. Walker, S. Weirich, and S. Zdancewic. Talx86:a realistic typed assembly language. In 1999 ACM SIGPLAN Workshop on Compiler Support for System Software, pages 25–35, May 1996.
- [11] G. Morrisett, D. Walker, K. Crary, and N. Glew. From System F to typed assembly language. In *POPL*, pages 85–97, Jan 1998.
- [12] M. O. Myreen and M. J. Gordon. Hoare logic for realistically modelled machine code. In Proc. 13th International Conference on Tools and Algorithms for Construction and Analysis of Systems, 2007.
- [13] G. C. Necula and P. Lee. Safe Kernel Extensions Without Run-Time Checking. In Proc.2nd USENIX Symp. on Operating System Design and Impl, pages 229–243, 1996.
- [14] Z. Ni and Z. Shao. Certified Assembly Programming with Embedded Code Pointers. In POPL, pages 320–333, 2006.
- [15] Z. Ni, D. Yu, and Z. Shao. Using XCAP to Certify Realistic Systems code: Machine context management. In *TPHOLs*, Sept 2007.
- [16] G. Tan and A. W. Appel. A compositional logic for control flow. In VMCAI, Jan 2006.
- [17] J. Wang, M. Fu, L. Qiao, and X. Feng. Formalizing SPARCv8 Instruction Set Architecture in Coq. In SETTA, Oct 2017.
- [18] F. Xu, M. Fu, X. Feng, X. Zhang, H. Zhang, and Z. Li. A practical verification framework for preemptive os kernels. In CAV, pages 59–79, July 2016.
- [19] J. Yang and C. Hawblitzel. Safe to the last instruction: automated verification of a type-safe operating system. In *PLDI*, pages 99–110, 2010.
- [20] D. Yu, A. H. Nadeem, and Z. Shao. Building certified libraries for PCC : Dynamic storage allocation. *Science of Computer Programming*, 50(1-3):101–127, Mar 2004.
- [21] H. Zhe, D. Sanan, A. Tiu, Y. Liu, and K. C. Hoa. An executable formalisation of the sparcv8 instruction set architecture: A case study for the leon3 processor. In FM, 2016.